

Chan, Yi Shun (詹譯舜)

Technology Development Engineer

0988-625-835 | aaasean0897@gmail.com | Hsinchu, Taiwan

ACHIEVEMENT

- Managed customer tape-out for **0.15μm BCD 1.8V/5V, 6-60V LDMOS** platforms
- Device development: **DRC review, JDV check, process flow setup/feasibility analysis, lot handling, WAT characteristic analysis**
- Optimized Low-Voltage(1.8/5V) device isolation ring design to reduce layout area and improve layout efficiency
- Power Management IC Design and PSIM Simulation Implementation at TCFST

PROFESSIONAL EXPERIENCE

Vanguard International Semiconductor-**PMIC Department**

Sep. 2024 - Present

Technology Development Engineer

- **Customer's NTO, MPW tape-out handling**
- New process development: Process Thick IMD (Top Via = 17kÅ) development to enhance bond pad stress and EM qual pass
- Cooperate with INT team to review devices robustness and release to mass production
- Verified stacked MOM/MOSCAP capacitor structures to assess capacitance interaction
- High-Voltage LDMOS iso capability analysis

EDUCATION

National Yang Ming Chiao Tung University

Sep. 2022 - Jul. 2024

- Department of Electrophysics
- Thesis on "**Program-controlled** external feedback mirror and output coupler of mode-locked passively Q-switched Nd: YAG laser" using LabVIEW & Python
- Thesis advisor: Prof. Kuan-Wei Su

Chang Gung University

Sep. 2018 - Jun. 2022

- Department of Electrical Engineering, System and IC Design Group
- MOST College Student Research Scholarship
- Design of **Deep Learning** Neural Network for **Fall Detection** Using Inertial Sensors

SKILLS/INTERESTS

- ✓ Skills: **Python , C Language, LTSPICE , SPICE, PSIM , LabVIEW**
- ✓ Language: TOEIC score:765 ; 3 weeks study tour in New Zealand
- ✓ Interests: Live Concert, Volleyball, Strength training, Reading